

AMENDMENTS TO THE SPECIFICATION

Please substitute the following replacement paragraphs for like-numbered paragraphs of the specification:

[0062] Each memory circuit/compare circuit pair (e.g., memory circuit 528₀ and compare circuit 526₀) may be formed as a content addressable memory (CAM) cell. The CAM cell may be any type of CAM cell including ~~be~~ binary (capable of storing and comparing two logic states) or ternary (capable of storing and comparing three states - logic 1, logic 0 and don't care). The SEL signal lines 530, in this example, represent match lines of the CAM cells. In an alternative embodiment, select logic 524 is a programmable decoder.

[0068] During segment 0 (e.g., during a first clock cycle), input signal line 533₀ carries bit 0 of input string 700 as IN₀, input signal line 533₁ carries bit 1 of input string 700 as IN₁, input signal line 533₂ carries bit 2 of input string 700 as ~~IN₁~~IN₂, and input signal line 533₃ carries bit 3 of input string 700 as ~~IN₁~~IN₃. During this segment, SSDATA is equal to a logic zero state to indicate that segment 0 of input string 700 is present on the CBUS. SSDATA is compared with the stored states in memory circuits 528 and each of SEL₁ and SEL₀ are set to high logic states indicating matches with data stored in memory circuits 528₁ and 528₀, respectively, while SEL₃ and SEL₂ are set to logic zero states indicating mismatches with data stored in memory circuits 528₃ and 528₂, respectively. Since SEL₁ and SEL₀ are in logic one states and memory storage elements 602_{1,1} and 602_{0,0} are programmed with logic one states, the input bits 1 and 0 of segment 0 of input string 700 are coupled to Y₁ and Y₀, respectively, and are loaded into bits 1 and 0 of the comparand register. Since SEL₃ and SEL₂ are set to logic zero states, IN₀ and IN₃ are not transferred to Y₂ and Y₃, respectively, because transistors 606 are off, and the corresponding locations in the comparand register are not updated. In this manner, bits 1 and 0 of input string 700 are filtered from the input string and loaded into bit positions 1 and 0 of the comparand register.

[0073] In this example, SSDATA includes two bits such that up to four segments may be represented. The SSDATA signals may be generated, for example, by processor 310 of Figure 3 or provided by instruction decoder 510 of Figure 5 in response to a compare instruction for input data that is provided over multiple cycles. For example, if the compare instruction indicates that the input string has four segments, the SSDATA bits SSDATA₁ and SSDATA₀ may be logic

states 00 to represent when the first segment of data is present on the CBUS, 01 to represent when the second segment of data is present on the CBUS, 10 to represent when the third segment of data is present on the CBUS, and 11 to represent when the fourth segment of data is present on the CBUS. For one embodiment, a two-bit counter may be used to cycle through the four states in response to one or more control signals from the instruction decoder. Alternatively, a shift register may be used.